Skip to content
The Computer Science
TheCScience
  • Engineering Subjects
    • Human Values
    • Computer System Architecture
    • Digital Communication
    • Internet of Things
  • NCERT Solutions
    • Class 12
    • Class 11
  • HackerRank solutions
    • HackerRank Algorithms Problems Solutions
    • HackerRank C solutions
    • HackerRank C++ problems solutions
    • HackerRank Java problems solutions
    • HackerRank Python problems solutions
The Computer Science
TheCScience

Flynn’s Classifications in Computer System Architecture

YASH PAL, July 19, 2025February 4, 2026

Flynn’s Classifications – Michael J. Flynn is an American Professor Emeritus at Stanford University. He classifies computer architecture into four categories to enhance the computational speed of the computer.

The four classifications defined by Flynn are based upon the number of concurrent instruction (or control) and data streams available in the architecture.

Flynn’s Classifications

  1. Single Instruction, Single Data Stream (SISD)
  2. Single Instruction, Multiple Data Stream (SIMD)
  3. Multiple Instruction, Single Data Stream (MISD)
  4. Multiple Instruction, Multiple Data Stream (MIMD)

Single Instruction, Single Data (SISD) Stream

In computing, SISD is a term referring to a computer architecture in which a single processor executes a single instruction stream to operate on data stored in a single memory. This can be considered as the VON Neumann concept of serial computer design.

Every SISD computer has a special register, the program counter (PC), to ensure the serial execution of the program. Examples of SISD architecture are the traditional uniprocessor machine, like a personal computer (PC) or old mainframes, as shown in the diagram below.

Single instruction single data stream (SISD) architecture
SISD Architecture

Single Instruction Multiple Data (SIMD) Stream

The SIMD refers to a computer architecture in which a single instruction is applied to different data simultaneously. In such architecture, there are several processing units that are controlled by a control unit.

It exploits multiple data streams against a single instruction stream to perform operations that may be naturally parallelized. The examples of SIMD architectures are an array processor or GUP, as shown in the diagram below.

Single instruction multiple data stream (SIMD) architecture
SIMD Architecture

Multiple Instruction Single Data (MISD) Stream

The MISD architecture is a type of parallel computing architecture where many processing units perform different operations on the single data as shown in the image below. Pipeline architecture is an example of this classification.

It is a class of machines in which the data flows through a series of processing units. This uncommon architecture is generally used for fault tolerance. Heterogeneous systems operate on the same data stream and must agree on th result.

The space shuttle flight control computer is an example of this model.

Multiple instruction single data (MISD) stream
MISD Architecture

Multiple Instruction Multiple Data (MIMD) Stream

MIMD architecture includes a machine with several processing units in which multiple instructions can be applied to different data simultaneously. Multiple autonomous processors simultaneously execute different instructions on different data.

Distributed systems are generally recognized to be MIMD architectures, either exploiting a single shared memory space or a distributed space. MIMD architecture may be used in a number of application areas, such as CAD/CAM, simulation, modeling, and as communication switches.

Multiple instruction Multiple data (MIMD) stream
MIMD Architecture
Computer System Architecture engineering subjects Computer System Architecture

Post navigation

Previous post
Next post

Basic structure of a computer
Functional Units of a Computer
Development of Computers
Von Neumann and Harvard Machine Architecture
Flynn Classification
Computer Structure Architecture
Basic Computer Data Types
Arithmetic Complement
Real Numbers Representation
Interfacing Logic Devices
Levels of Design Abstraction
Performance Metrics

Register Transfer Language
Memory Transfer
Arithmetic Micro-operations
Arithmetic Complements
Logic Micro-operations
Shift Micro-operations
Bus Architecture
Data Transfer
Bus and Memory Transfer
Central Processing Unit
CPU Bus Architecture

Difference between Computer Architecture and Organization
Computer Register and Types
Common Bus System
Instruction Format
Instruction Types
Instruction Cycle
Fetch Decode Execute Instruction Cycle
Timing and Control of Instruction Cycle
Input-Output and Interrupt
Memory Reference Instructions
Addressing Modes
Design of a basic computer
Design of Accumulator Unit
Design of Control Unit
Difference between Hardwired Control and Microprogrammed Control

Basic Function of a Computer
Register organization
General Register Organization
Stack organization
Infix to Reverse Polish Notation Conversion
Instruction Types and their classifications
Data transfer and manipulation
Program control
RISC and CISC
Difference between RISC and CISC

Parallel Processing
Pipeline
Types of Pipeline
Arithmetic Pipeline
Instruction Pipeline
Hazards
RISC Pipeline
Vector Processing
Array Processors

Machine Language
Assembly Language
Arithmetic and Logical Operations
Subroutine
Data Representation
Addition and Subtraction
Adder Circuits
Shift and Add Multiplication Method
Booth's Algorithm
Restoring Division Algorithm
Non-Restoring Division Algorithm
Array Multiplier
Hardwired control and Microprogrammed control Difference

Memory Classification
Memory Characteristics
Memory Organization
Memory Types
Auxiliary Memory
Associative Memory
Cache Memory
Virtual Memory
Paging and Segmentation Difference
Multiprocessor
Interconnection Structures
Interprocessor Arbitration
Interprocessor Communication and Synchronization
Cache Coherence
Shared Memory Multiprocessors

Input Output Interface
Asynchronous Data Transfer
Modes of Data Transfer
Input-Output Programming
Priority Interrupt
Microprogramming
Control Memory
Address Sequencing
Micro Program Examples
Direct Memory Access
Input-Output Processor
Serial Communication

TheCScience

We at TheCScience.com are working towards the goal to give free education to every person by publishing in dept article about Secondary, Senior-Secondary, and Graduation level subjects.

Pages

About US

Contact US

Privacy Policy

DMCA

Our Tools

Hosting - get 20% off

Engineering Subjects

Internet of Things

Human Values

Digital Communication

Computer System Architecture

Programming Tutorials

Data Structure and Algorithm

C

Java

NCERT

Class 12th

©2026 TheCScience | WordPress Theme by SuperbThemes