Skip to content
TheCScience
TheCScience
  • Engineering Subjects
    • Human Values
    • Computer System Architecture
    • Digital Communication
    • Internet of Things
  • NCERT Solutions
    • Class 12
    • Class 11
  • HackerRank solutions
    • HackerRank Algorithms Problems Solutions
    • HackerRank C solutions
    • HackerRank C++ problems solutions
    • HackerRank Java problems solutions
    • HackerRank Python problems solutions
TheCScience
TheCScience

Central Processing Unit (CPU) | Computer Architecture

YASH PAL, October 9, 2025February 4, 2026

CPU in Computer Architecture – The central processing unit (CPU) is a unit of a computer system that performs a variety of functions given by the instructions. Those are incorporated into the computer. The central processing unit performs the bulk of data processing operations in the computer. It is made up of three major parts:

  1. Arithmetic Logic Unit (ALU)
  2. Register Array
  3. Control Unit

The ALU performs the required micro operations for executing an instruction. The register array stores the immediate data used during the execution of the given instruction. The control units are responsible for supervising the timing of information transfer between registers and the ALU.

Arithmetic Logic Unit (ALU)

The ALU provides arithmetic and logic operations dictated by the incorporated instruction. In addition, the CPU can also be needed by the shift operations; the shifter circuit may be placed in the input of the ALU. In some cases, shift operations are included with the ALU.

Now this unit is named the arithmetic logic shift unit. The arithmetic, logic, and shift circuits were introduced in previous sections. Their circuits are combined into one ALU with common section variables. One stage of an arithmetic logic shift unit is shown in the figure below. The subscript i designates a typical stage.

Arithmetic logic unit in central processing unit
Arithmetic Logic Unit

The inputs Ai and Bi are connected to both the arithmetic and logic circuits. An operation is selected by the selection lines S1 and S0. A 4:1 multiplexer at the output chooses between an arithmetic output, a logic output, previous input Ai-1, and next input Ai+1.

Two selection lines, S2 and S3, are used to select the particular input at the output of the multiplexer. The circuit of Tri-state buffer based bus architecture must be repeated n times for an n-bit ALU. The function table for the arithmetic logic shift unit is given in the table below.

Selection
Line S3
Selection
Line S2
Selection
Line S1
Selection
Line S0
Carry
(Cin)
Register Transfer
(RTL)
Micro Operation
00000F ← ATransfer A
00001F ← A+1Increment A
00010F ← A+BAddition
00011F ← A+B+1Addition with carry
00100F ← A+BSubtraction with borrow
00101F ← A+B+1Subtraction
00110F ← A-1Decrement A
00111F ← A Transfer A
0100xF ← A ∧ BAND
0101xF ← A ∨ BOR
0110xF ← A ⊕ BEx-OR
0111xF ← AComplement A
10xxxF ← shr AShift right A
11xxxF ← shl AShift left A

Register Array in CPU

The central processing unit needs the memory locations for storing pointers, counters, returning addresses, temporary, and partial results. For such applications, referring to the main memory is time-consuming. It is more convenient and more efficient to store these intermediate values in the processor itself.

This necessity develops the concepts of a register array in the CPU. A large number of registers are included in the CPU. It is not efficient to connect them through a common bus. The registers communicate with each other not only for direct data transfer, but also to perform various micro operations.

Control Unit

The control unit of the CPU controls the data flow through the register and ALU by selecting the various components in the system. There are two types of control units:

  1. Hard-wired control unit
  2. Microprogrammed control unit

In the hard-wired control unit, the control logic is implemented with gates, flip flops, decoders, and other digital circuits. The hard-wired control unit can produce a fast mode of operation. It is the major advantage of this type of control unit. The limitation of this control unit is that, as the name implies, it requires changes in the wiring among the various components if the design has to be modified.

In micro programmed control unit, the control information is stored in control memory. The control memory is programmed to initiate the required sequence of micro operations. In micro programmed control unit, any required changes or modifications can be made by updating the microprogram in control memory.

Related questions and answers

What are the major parts of a central processing unit (CPU)?

The central processing unit is made up of three major parts:
(i) Arithmetic Logic Unit (ALU)
(ii) Register Array
(iii) Control Unit

Define computer organization.

The computer organization is defined by its internal registers, the timing and control structure, and the set of instructions that it uses. These components are interconnected in some fashion to achieve the basic function of a computer.

Computer System Architecture engineering subjects Computer System Architectureengineering subjects

Post navigation

Previous post
Next post

Computer Architecture fundamentals
Development of Computers
Von Neuman and Harvard machine Architecture
Flynn Classification
Computer Structure Architecture
Interfacing Logic Devices
Levels of Design abstraction
Performance Metrics

Register Transfer Language
Memory Transfer
Arithmetic Micro-operations
Logic Micro-operations
Shift Micro-operations
Bus Architecture
Data Transfer
Central Processing Unit
CPU Bus Architecture

Computer Register and Types
Common Bus System
Instruction Format
Instruction Types
Instruction Cycle
Addressing Modes
Design of a basic computer

Basic function of a Computer
General register organization
Stack organization
Infix to Reverse Polish Notation Conversion
Instruction Types and their classifications
Data transfer and manipulation
Program control
RISC characteristics
CISC characteristics

Pipeline
Types of Pipeline
Arithmetic Pipeline
Instruction Pipeline
Hazards
Vector Processing

Data Representation
Addition and Subtraction
Adder Circuits
Shift and Add Multiplication Method
Booth's Algorithm
Restoring Division Algorithm
Non-Restoring Division Algorithm
Array Multiplier

Memory Classification
Memory Characteristics
Memory Organization
Memory Types
Associative Memory
Cache Memory
Virtual Memory

Input Output Interface
Modes of Data Transfer
Priority Interrupt
Direct Memory Access
Input-Output Processor
Serial Communication

TheCScience

We at TheCScience.com are working towards the goal to give free education to every person by publishing in dept article about Secondary, Senior-Secondary, and Graduation level subjects.

Pages

About US

Contact US

Privacy Policy

DMCA

Engineering Subjects

Internet of Things

Human Values

Digital Communication

Computer System Architecture

Programming Tutorials

Data Structure and Algorithm

C

Java

NCERT

Class 12th

©2026 TheCScience | WordPress Theme by SuperbThemes